A fabrication process for the creation of thick (tens of micrometres) silicon nitride blocks embedded in silicon wafers has been developed This new technology allows the use of silicon nitride as dielectric material for radio frequency (RF) circuits on standard CMOS-grade silicon wafers. Measurement results show that a performance similar to that of dedicated glass substrates can be reached.
Introduction: The enormous growth of wireless and portable applications has led to strong demands for high-performance monolithic low-cost passive components in RF and microwave integrated circuits (ICs). However, some traditional microwave passive components such as transmission lines and filters are difficult to integrate on the same chip with the RF and microwave circuits owing to the high substrate losses associated with standard low-resistivity CMOS-grade silicon substrates. As a result, most RF and microwave components are realised on special substrates such as AF45 glass [1, 2] or quartz [3] . Because of the need for monolithic integration with electronics, several techniques have been developed to allow the realisation of low-loss RF devices on standard silicon. These techniques include the use of dielectric layers such as polyimide [4] and benzocyclobutene [5] , the use of polysilicon patterned ground shields [6] , the use of silicon bulk-micromachining to remove the substrate locally under the RF components [7] [8] [9] , and the use of surface-micromachined suspended metal structures at a distance of several tens of micrometres above the silicon surface [10, 11] . However, all these techniques impose restrictions on the device structures that can be realised or result in considerably higher losses than dedicated RF substrates. The best results are obtained with the freely suspended structures [7] [8] [9] [10] [11] , but such free hanging structures are rather delicate, vulnerable to shocks and vibration, and difficult to package. Therefore, in this Letter we propose a new technique in which the silicon substrate is locally replaced by thick (tens of micrometres) blocks of silicon nitride, which has very good RF properties (tan d ¼ 5-9 Â 10 À4 ). These silicon nitride blocks can be realised in a pre-CMOS process, i.e. before performing the regular CMOS process. The RF and microwave devices are realised on top of the silicon nitride islands by post-processing, i.e. after the CMOS process. Fig. 1 shows a schematic impression of a CMOS chip with integrated RF waveguide realised in this way. The only restriction is that the post-processing of the RF devices needs to be CMOS compatible, which is the case for most current surface micromachined devices. Low-stress, siliconrich silicon nitride [12, 13] (SiRN) is chosen in order to minimise curvature of the silicon wafer due to residual tensile stress. Experimental results: Several test wafers have been processed with various thicknesses of the silicon nitride blocks. The effectiveness of the technique was evaluated by measuring the RF losses in coplanar waveguides (CPW) placed on top of the silicon nitride blocks. The CPW is one of the most commonly used RF circuits. It consists of three metal strips (see Fig. 1 ) on top of a dielectric material. The two electrodes at the sides are grounded, and the central one carries the RF signal. The impedance is determined by the width of the central line (w), the gap between the lines (g), the thickness of the dielectric (h), and the dielectric constant of the dielectric (e r ). As shown below, silicon nitride blocks of 30 mm thickness result in performance levels very similar to dedicated substrates such as AF45 glass.
Silicon nitride layers are usually grown by low-pressure chemical vapour deposition (LPCVD). However, the maximum achievable layer thickness is in the order of 2 mm, which is too thin for use as intermediate layer between RF components and the silicon substrate. We developed a fabrication process based on refilling of deep trenches, which allows the creation of thick silicon nitride blocks in highly doped, standard silicon wafers. The process was successfully tested on two types of wafers: with h100i and h110i crystal orientation. Fig. 2 shows a summary of the fabrication process used for both types of wafers. The only difference is in the etching of silicon: in h110i wafers the silicon crystal orientation can be exploited to etch deep trenches by wet chemical etching, e.g. by TMAH or KOH; in standard h100i wafers this is not possible and deep reactive ion etching (DRIE) was used. The process starts with the deposition of a thin layer of silicon nitride (100 nm). This layer is patterned creating a large number of parallel rectangles. The length of the rectangles defines the length of the resulting silicon nitride block. The width and spacing between the rectangles are of the order of 2 mm. Next, deep trenches are created by anisotropic etching of the silicon substrate. The depth of these trenches defines the thickness of the resulting silicon nitride block. Then, the silicon nitride layer, which acted as a mask, is removed and a new silicon nitride layer is deposited. Because of the excellent conformal step coverage during LPCVD deposition, the trenches are completely filled by a deposition of 1 mm of silicon nitride. The silicon nitride is then patterned in order to gain access to the silicon located between the refilled trenches. This silicon is then removed by either DRIE or wet chemical etching. We used the latter option for our test samples because of its simplicity and its very high selectivity with respect to silicon nitride. Once the trenches are created, they are again filled by LPCVD SiRN, resulting in a thick silicon nitride block. Fig. 3 shows a SEM picture of a cross-section of a 15 mm-thick silicon nitride block fabricated in a standard h100i silicon wafer. It clearly shows the voids that remain in the centre of the trenches after refilling. This is due to the fact that the trenches are the narrowest at the top as a result of the DRIE process. It is expected that these voids do not have any influence on the RF performance. A coplanar waveguide (CPW) was realised on top of the SiRN block by lift-off of a 1 mm-thick aluminium layer. The CPW has a length of 1 mm, which is 300 mm shorter than the SiRN block so that the end of the block will not affect the performance. To obtain 50 O characteristic impedance, CPW dimensions of w ¼ 90 mm and g ¼ 30 mm were used. Various sizes were used for the width, b, of the silicon nitride blocks, namely 50, 200 and 900 mm, in order to study the relation between losses and the amount of silicon nitride below the CPW.
The transmission losses (S 12 parameter) of the CPW were measured against frequency up to 4 GHz. Fig. 4a shows the results for silicon nitride blocks of 15 and 30 mm thickness together with the results for a CPW directly on silicon, on silicon with a 1.5 mm-thick SiRN layer and on low-loss AF45 glass. Clearly, the losses are the highest for the silicon substrate with À2.8 dB=mm. A small improvement is obtained using a 1.5 mm SiRN layer but the losses are still unacceptably high. A SiRN block of 15 mm thickness already gives an enormous improvement with À0.5 dB=mm losses at 4 GHz. A further improvement is reached with the block of 30 mm thickness. In that case we see that the performance is very close to that of dedicated AF45 glass substrates. To study the improvement of the RF properties of a CPW in relation to the area where the silicon is replaced by silicon nitride, blocks 15 mm thick with three different widths (50, 100 and 900 mm) are compared. Fig. 4b shows the transmission losses for the three different configurations up to 4 GHz signal frequency. As expected, the losses decrease with increasing width of the silicon nitride block. A large improvement is already obtained with a SiRN block only 100 mm wide, which occupies part of the gap in the CPW (w ¼ 90 mm and g ¼ 30 mm) where most of the electric field is confined.
Conclusions:
We have presented a novel fabrication process, which allows fabrication of thick blocks of low-stress silicon nitride in standard CMOS-grade silicon wafers. Measurements on coplanar waveguides have demonstrated the good RF properties of such blocks with transmission losses approaching those of dedicated RF and microwave substrates. Using the process as a pre-CMOS process allows the monolithic integration of high-performance RF and microwave devices with CMOS electronics.
